Refine your search
Collections
Co-Authors
Journals
Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Virothu, Sateesh
- Broadband CPW Fed Polarization Reconfigurable Antenna for Universal UHF RFID Reader
Abstract Views :133 |
PDF Views:0
Authors
Affiliations
1 Department of Electronics and Communication Engineering, Andhra University College of Engineering, IN
1 Department of Electronics and Communication Engineering, Andhra University College of Engineering, IN
Source
ICTACT Journal on Microelectronics, Vol 7, No 2 (2021), Pagination: 1127-1133Abstract
In this paper, a compact CPW fed polarization reconfigurable wideband antenna is presented for the application of a universal ultra-high frequency (UHF) radio frequency identification (RFID) antenna. In this work, long-range and random orientation detectability features are incorporated with the inclusion of polarization reconfigurability in the RFID reader antenna. Initially, a circularly polarized antenna is designed, which consists of a square slot embedded with an inverted L-shaped strip line and an F-shaped feeding structure, which is etched on the FR4_epoxy substrate. Secondly, the inclusion of three PIN diodes and an extra strip line connected to the feed structure are used to achieve linear as well as circular polarization. The desired performance is obtained in the whole UHF RFID frequency band (universally adopted range in the UHF band by the different countries) from 840 MHz to 960 MHz. Simulation, as well as experimentation procedures, are applied to obtain the details of the S11, gain, axial ratio, and radiation patterns. The experimented performance metrics are in good agreement with simulation results. The results reveal that axial ratio requirements for linear and circular polarizations are met in the required band of operation with accepTable.gain.Keywords
RFID, Polarization Reconfigurable Antenna, CPW Feed, PIN Diodes, UHF Band.References
- G. Hantos, D. Flynnand and M.P. Desmulliez, “Built-In Self-Test (BIST) Methods for MEMS: A Review”, Micromachines, Vol. 12, No. 1, pp. 1-28, 2021.
- G. Karthy and P. Sivakumar, “Design of Modified March-C Algorithm and Built-In Self-Test Architecture for Memories”, Publicado en 3C Tecnologia, Vol. 34, pp. 219-229, 2020.
- K. Gopalan and S. Pothiraj, “A Saboteur and Mutant based Built-in Self-Test and Counting Threshold-Based Built-in Self Repairing Mechanism for Memories”, Journal of Ambient Intelligence and Humanized Computing, Vol. 12, pp. 1-13, 2020.
- A.M. Aswin and S. Sankar Ganesh, “Implementation and Validation of Memory Built in Self Test (MBIST) Survey”, International Journal of Mechanical Engineering and Technology, Vol. 10, No. 3, pp. 153-160,2019.
- H. Sreenath and G. Narayanan, “FPGA Implementation of Pseudo Chaos-signal Generator for Secure Communication Systems”, Proceedings of International Conference on Advances in Computing, Communications and Informatics, pp. 804-807, 2018.
- P.K. John, “BIST Architecture for Multiple RAMs in SoC”, Procedia Computer Science, Vol. 115, pp. 159-165, 2017.
- B. Querbach, R. Khanna, S. Puligundla, D. Blankenbeckler, P. Chiang and J. Crop, “Architecture of a Reusable BIST Engine for Detection and Autocorrection of Memory Failures and for IO Debug, Validation, Link Training, and Power Optimization on 14-nm SoC”, IEEE Design and Test, Vol. 33, No. 1, pp. 59-67, 2016.
- B. Mohammad, H. Saleh and M. Ismail, “Design Methodologies for Yield Enhancement and Power Efficiency in SRAM-Based SoCs”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 23, No. 10, pp. 2054-2064, 2015.
- I. Pomeranz, “Computation of Seeds for LFSR-Based Diagnostic Test Generation”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 34, No. 12, pp. 2004-2012, 2015.
- A. Kavitha and S. Sasi Kumar, “A Novel Two-Fold State Skip Logic Built-In Self-Test Scheme for Digital Circuits”, Computers and Electrical Engineering, Vol. 48, pp. 239-246, 2015.
- V. Begam and S. Baulkani, “Ring Counter Based ATPG for Low Transition Test Pattern Generation”, The Scientific World Journal, Vol. 2015, pp. 1-6, 2015.
- S. Vennelakanti and S. Saravanan, “Design and Analysis of Low Power Memory Built in Self-Test Architecture for SoC based Design”, Indian Journal of Science and Technology, Vol. 8, No. 14, pp.1-5, 2015.
- G. Theodorou, N. Kranitis, A. Paschalis and D. Gizopoulos, “Software-Based Self-Test for Small Caches in Microprocessors”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 33, No. 12, pp. 1991-2004, 2014.
- P. Dąbrowski, G. Łabuzek, T. Rachwalik and J. Szmidt, “Searching for Nonlinear Feedback Shift Registers with Parallel Computing”, Information Processing Letters, Vol. 114, No. 5, pp. 268-272, 2014.
- M. Morales-Sandoval, C. Feregrino Uribe, P. Kitsos and R. Cumplido, “Area/Performance Trade-Off Analysis of an FPGA Digit-Serial Montgomery Multiplier based on LFSR”, Computers and Electrical Engineering, Vol. 39, No. 2, pp. 542-549, 2013.
- P. Sakthivel, A. NirmalKumar and T. Mayilsamy, “Low Transition Test Pattern Generator Architecture for Built-in-Self-Test”, American Journal of Applied Sciences, Vol. 9, No. 9, pp. 1396-1406, 2012.
- N. Mukherjee, J. Rajski, G. Mrugalski, A. Pogiel and J. Tyszer, “Ring Generator: An Ultimate Linear Feedback Shift Register”, Computer, Vol. 44, No. 6, pp. 64-71, 2011.
- N. Concer, L. Bononi, M. Soulie, R. Locatelli and L. Carloni, “The Connection-Then-Credit Flow Control Protocol for Heterogeneous Multicore Systems-on-Chip”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 29, No. 6, pp. 869-882, 2010.
- B. Zhou, Y. Ye, Z. Li, J. Zhang, X. Wu and R. Ke, “A Test Set Embedding Approach based on Twisted-Ring Counter with Few Seed”, Integration, the VLSI Journal, Vol. 43, No. 1, pp. 81-100, 2010.
- A. Abu-Issa and S. Quigley, “Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 28, No. 5, pp. 755-759, 2009.
- Xinhui Zhang, C. Chen and A. Chakravarthy, “Structure Design and Optimization of 2-D LFSR-Based Multisequence Test Generator in Built-In Self-Test”, IEEE Transactions on Instrumentation and Measurement, Vol. 57, No. 3, pp. 651-663, 2008.
- A. Abu-Issa and S. Quigley, “Bit-Swapping LFSR for Low-Power BIST”, Electronics Letters, Vol. 44, No. 6, pp. 401-403, 2008.
- S. Wang, 2007. A BIST TPG for Low Power Dissipation and high Fault Coverage”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 15, No. 7, pp. 777-789, 2007.
- J. Kakade and D. Kagaris, “Minimization of Linear Dependencies Through the Use of Phase Shifters”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No. 10, pp. 1877-1882, 2007.
- Z. Jiang, Y. Zhan, D. Chen and Y. Wang, “Two Methods of Directly Constructing Probabilistic Public-Key Encryption Primitives based on Third-Order LFSR Sequences”, Applied Mathematics and Computation, Vol. 171, No. 2, pp. 900-911, 2005.
- P. Rosinger, B. Al-Hashimi and N. Nicolici, “Dual Multiple-Polynomial LFSR for Low-Power Mixed-Mode BIST”, IEEE Proceedings - Computers and Digital Techniques, Vol. 150, No. 4, pp. 209-217, 2003.
- S. Wang and S. Gupta, “DS-LFSR: A BIST TPG for Low Switching Activity”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 7, pp. 842-851, 2002.
- D. Kagaris and S. Tragoudas, “Computational Analysis of Counter-based Schemes for VLSI Test Pattern Generation”, Discrete Applied Mathematics, Vol. 110, No. 2-3, pp. 227-250, 2001.
- T. Sridhar, D. Ho, T. Powell and S. Thatte, “Analysis and Simulation of Parallel Signature Analyzers”, Computers and Mathematics with Applications, Vol. 13, No. 5-6, pp. 537-545, 1987.
- Broadband CPW Fed Polarization Reconfigurable Antenna for Universal UHF RFID Reader
Abstract Views :120 |
PDF Views:0
Authors
Affiliations
1 Department of Electronics and Communication Engineering, Andhra University College of Engineering, IN
1 Department of Electronics and Communication Engineering, Andhra University College of Engineering, IN
Source
ICTACT Journal on Microelectronics, Vol 7, No 1 (2021), Pagination: 1066-1073Abstract
In this paper, a compact CPW fed polarization reconfigurable wideband antenna is presented for the application of a universal ultra-high frequency (UHF) radio frequency identification (RFID) antenna. In this work, long-range and random orientation detectability features are incorporated with the inclusion of polarization reconfigurability in the RFID reader antenna. Initially, a circularly polarized antenna is designed, which consists of a square slot embedded with an inverted L-shaped strip line and an F-shaped feeding structure, which is etched on the FR4_epoxy substrate. Secondly, the inclusion of three PIN diodes and an extra strip line connected to the feed structure are used to achieve linear as well as circular polarization. The desired performance is obtained in the whole UHF RFID frequency band (universally adopted range in the UHF band by the different countries) from 840 MHz to 960 MHz. Simulation, as well as experimentation procedures, are applied to obtain the details of the S11, gain, axial ratio, and radiation patterns. The experimented performance metrics are in good agreement with simulation results. The results reveal that axial ratio requirements for linear and circular polarizations are met in the required band of operation with acceptable gain.Keywords
RFID, Polarization Reconfigurable Antenna, CPW Feed, PIN Diodes, UHF Band.References
- H.D. Chen, “Broadband CPW-Fed Square Slot Antennas with a Widened Tuning Stub”, IEEE Transactions on Antennas and Propagation, Vol. 51, No. 8, pp. 1982-1986, 2003.
- J.Y. Chiou, J.Y. Sze and K.L. Wong, “A Broad-Band CPW-Fed Strip-Loaded Square Slot Antenna”, IEEE Transactions on Antennas and Propagation, Vol. 51, No. 4, pp. 719-721, 2003.
- X.C. Lin and L.T. Wang, “A Broadband CPW-Fed Loop Slot Antenna with Harmonic Control”, IEEE Antennas and Wireless Propagation Letters, Vol. 2, pp. 323-325, 2003.
- R.N. Simons, “Coplanar Waveguide Circuits, Components, and Systems”, John Wiley and Sons, 2001.
- J.Y. Sze, K.L. Wong, and C.C. Huang, “Coplanar Waveguide-Fed Square Slot Antenna for Broadband Circularly Polarized Radiation”, IEEE Transactions on Antennas and Propagation, Vol. 51, No. 8, pp. 2141-2144, 2003.
- I.C. Deng, R.J. Lin, K.M. Chang and J.B. Chen, “Study of a Circularly Polarized CPW-Fed Inductive Square Slot Antenna”, Microwave and Optical Technology Letters, Vol. 48, No. 8, pp. 1665-1667, 2006.
- Y.Y. Chen, Y.C. Jiao, G. Zhao, F. Zhang, Z.L. Liao and Y. Tian, “Dual-Band Dual-Sense Circularly Polarized Slot Antenna with a C-Shaped Grounded Strip”, IEEE Antennas and Wireless Propagation Letters, Vol. 10, pp. 915-918, 2011.
- K. Finkenzeller, “RFID Handbook: Fundamentals and Applications in Contactless Smart Cards and Identification”, 2nd Edition, John Wiley and Sons, 2003.
- A. Farswan, A.K. Gautam, B.K. Kanaujia and K. Rambabu, “Design of Koch Fractal Circularly Polarized Antenna for Handheld UHF RFID Reader Applications”, IEEE Transactions on Antennas and Propagation, Vol. 64, No. 2, pp. 771-775, 2016.
- R. Cao and C. Kai Wang, “Frequency-Reconfigurable Circularly Polarized Antenna for UHF RFID Reader”, Microwave and Optical Technology Letters, Vol. 58, No. 12, pp. 2842-2845, 2016. [11] J.H. Lu and S.F. Wang, “Planar Broadband Circularly Polarized Antenna with Square Slot for UHF RFID Reader”, IEEE Transactions on Antennas and Propagation, Vol. 61, No. 1, pp. 45-53, 2013.
- S. Zhang, H. Huang and Y. Yin, “A Broadband CPW-Fed Circularly Polarized Square Slot Antenna for UHF RFID Applications”, Progress in Electromagnetics Research, Vol. 50, pp. 39-46, 2014.
- S.W. Kim, G.S. Kim and D.Y. Choi, “CPW-Fed Wideband Circular Polarized Antenna for UHF RFID Applications”, International Journal on Antennas Propagations, Vol. 2017, pp. 1-7, 2017.
- R. Cao and S.C. Yu, “Wideband Compact CPW-Fed Circularly Polarized Antenna for Universal UHF RFID Reader”, IEEE Transactions on Antennas and Propagation, Vol. 63, No. 9, pp. 4148-4151, 2015.
- S. Shi, W. Ding and K. Luo, “Dual-Band Reconfigurable Circularly Polarized Monopole Antenna: Dual-Band Reconfigurable CP Monopole Antenna”, International Journal of RF and Microwave Computer-Aided Engineering, Vol. 25, No. 2, pp. 109-114, 2015.
- J.S. Row, W.L. Liu and T.R. Chen, “Circular Polarization and Polarization Reconfigurable Designs for Annular Slot Antennas”, IEEE Transactions on Antennas and Propagation, Vol. 60, No. 12, pp. 5998-6002, 2012.
- C.C. Chen, C.Y.D. Sim and H.L. Lin, “Annular Ring Slot Antenna Design with Reconfigurable Polarization: Annular Ring Slot Antenna Design”, International Journal of RF and Microwave Computer-Aided Engineering, Vol. 26, No. 2, pp. 110-120, 2016.
- A. Panahi, X.L. Bao, K. Yang, O.O. Conchubhair and M. J. Ammann, “A Simple Polarization Reconfigurable Printed Monopole Antenna”, IEEE Transactions on Antennas and Propagation, Vol. 63, No. 11, pp. 5129-5134, 2015.
- H. Li, Y. Gong, J. Zhang, J. Ding and C. Guo, “A CPW-Fed Uniplanar Dual-Band Tri-Polarization Diversity Antenna based on PIN Diode for the Wireless Communication”, International Journal of Microwave and Wireless Technologies, Vol. 9, No. 8, pp. 1695-1703, 2017.
- K. Saraswat and A.R. Harish, “A Polarization Reconfigurable CPW Fed Monopole Antenna with L-Shaped Parasitic Element”, International Journal of RF and Microwave Computer-Aided Engineering, Vol. 28, No. 6, pp. 21-28, 2018.
- M. Saravanan and M.J.S. Rangachar, “Circular Ring-Shaped Polarization Reconfigurable Antenna for Wireless Communications”, Progress in Electromagnetics Research, Vol. 74, pp. 105-113, 2018.